Abstract. Field Programmable Gate Arrays (FPGAs) with embedded processors allow the instrumentation designer to field a system that tightly couples high speed (>500MHz) digital logic to a Control Systems-friendly software platform (i.e. Linux, VxWorks, EPICs). This technology merges CPU and I/O functions onto a single board allowing greater flexibility in physical form factor, power requirements, and data management. Without being constrained by a bus standard, hardware and software can join in a malleable design template. LBNL is currently using this technique to design a control system module for ALS booster top off operation and has completed designs for PEP-II transverse feedback electronics and ALS bunch cleaning. This presentation will include a hands-on demonstration of an FPGA evaluation board running a simplified example of a control system interface.
INTRODUCTION
Field Programmable Gate Arrays (FPGAs) are widely used because their abundance of flexible logic makes them suitable for a broad range of applications. The emergence of FPGAs with embedded processors has increased the utility of these chips such that it is possible to create a complete hardware and software system that contains all I/O and control system interfaces on a single board.
Embedded processor cores come in two styles: hard cores and soft cores. A hard core processor is a dedicated physical component of the chip, separate from the programmable logic. A soft core processor is built out of the programmable logic on the chip. Currently the only FPGAs available with hard cores are the Xilinx ® Virtex™-II Pro and Virtex-4 FPGAs with PowerPC™ 405 inside [1] . There are multiple vendors providing soft cores, the most notable being the Xilinx MicroBlaze™ core [1] and the Altera NIOS ® core [2] . Several tradeoffs must be considered when selecting the type of processor core to be used for an embedded design. FPGAs with embedded hard core processors are typically more expensive than those without. Hard cores are about 3-4 times faster than the fastest soft cores [3] . Soft cores are more flexible because they can be used in most FPGA families, including those with hard cores, and multiple cores can be used in a single chip.
EMBEDDED PROCESSOR SYSTEM
The heart of an embedded processor-based system is inside the FPGA. Figure 1 shows an FPGA with an embedded processor connected to logic cores (peripherals) via an internal bus. Peripheral cores can be custom interfaces such as analog or digital I/O, or vendor-supplied drop-in modules like an external memory controller or an Ethernet controller core. The FPGA sits on a printed-circuit board as shown in Figure 2 . This board can be an evaluation board, a complete custom design, or a partial custom design based on an evaluation board. Each peripheral interface shown in Figure 1 is connected via FPGA I/O pins to the corresponding chips on the custom board in Figure 2 Finally, the board is inserted into an instrumentation system such as the one shown in Figure 3 . The instruments in this figure can be beam position monitors (BPMs), magnet power supplies, kickers, or any other equipment requiring a control system interface. From a control system perspective, the system appears like any other local controller running a channel access server or data transfer protocol. The flexibility of the control system interface allows the system to be used in a wide range of applications and experimental environments.
Ethernet Network 
DESIGN METHODOLOGY
One effective methodology for embedded systems is to base the design entirely or partially on an FPGA evaluation board. One advantage of this strategy is that evaluation boards come with design examples and templates for the development suite, which can decrease development time. The evaluation board is an established working and supported hardware system which may already contain several components that will be included in the final design. Schematic and layout design files are sometimes provided by the board vendor allowing modification of the design to create a partially customized board.
Since there are at least 30 distinct FPGA evaluation boards commercially available, it is best to match the capabilities of the evaluation board to the I/O and interface requirements of the application. This strategy tailors the design to the application instead of conforming to a bus standard. If there is not a commercial evaluation board that suits the application requirements, an FPGA chip can be selected for the basis of a completely custom board design. Once the board or chip has been chosen, the form factor of the board and the enclosure can be specified. Finally, create a project using the development platform tools to design the FPGA hardware and embedded processor software.
Embedded Development Process
The embedded development process consists of hardware (logic) design and software (embedded processor code) design. Figure 4 gives a general guideline of the embedded development flow. In the Xilinx embedded development tools, the process begins with the Base System Builder [1] . This tool is a wizard that steps through a vendor-supplied template of the peripherals and configuration options supported by the evaluation board. Options selected in the Base System Builder can be modified later during the design process. In addition to the peripherals in the template, both Xilinx and Altera offer extensive libraries of intellectual property (IP) of peripherals and memory controllers. A partial list includes general purpose I/O, UART, Timer, Debug, SPI, Ethernet, SRAM, Flash, SDRAM and DDR SDRAM, and CompactFlash [3] . Next, custom peripherals can be designed and existing ones added to the hardware design. Another tool in the development suite creates custom templates for peripherals with a processor compatible bus interface. Once all the peripherals have been created, software development for the embedded processor can begin in parallel with the continuing hardware development.
Software development is done in the same GUI environment as hardware in a different pane. At this stage, the decision is made whether to run a standalone software application or a supported operating system platform such as VxWorks or Linux. Applications that are too large to fit in FPGA on-chip memory can be loaded into offchip non-volatile memory. The development suite also includes software download and debug tools to run the software on the chip. Finally, software and hardware builds are combined into a single configuration file, as shown in Figure 4 .
Design Examples
There are 3 designs completed or in progress at LBNL based on FPGAs with embedded processors. In the first, LBNL designed a new digital delay module for the PEP-II TFB system based on the Xilinx ML300 Evaluation Platform design [4] . Xilinx provided schematic (DxDesigner) and layout (PADS) design files which were used to modify the ML300 CPU board design [5] . The mating board-ML300 Power I/O board-was used as provided. The original system was an 8-bit digital delay with a single tap filter on several large power hungry boards. The upgrade consists of a 12-bit digital delay with a programmable 2-tap filter and extensive data capture capability for diagnostics [4] . The first unit was installed in May, 2005.
The ALS Bunch Cleaning system is based on the Xilinx ML403 Evaluation Platform. In this example, the ML403 board was used as provided. The firmware was customized and an external mixer and signal source were added to mix in the frequency modulation source. The improvement in performance using the new system allows the ALS to run bunch cleaning without using scrapers and with reduced beam loss. The system was tested in February, 2006 and is currently in use.
The ALS Mini IOC is based on the Xilinx Virtex-4 FX12 Mini-Module Development Kit designed by Avnet/Memec. A custom baseboard is being designed for the Mini-Module with the I/O interfaces required to automate booster magnet ramping for ALS top off operation. This system may also be targeted for use in future ALS applications. Installation for top off is slated for October, 2006.
CONCLUSION
Using FPGAs with embedded processors can simplify design of instrument interfaces by combining hardware and software functions onto a single board. Using commercial evaluation boards and their design templates gives a designer a head start in the development cycle and can ultimately reduce development time. Embedded processor designs are flexible in terms of physical form factor, power usage, and data management such that the systems are efficiently tailored to the application requirements. Advances in development tools allow designers to bridge the gap between traditional FPGA-based designs and embedded processor development.
